A PROCESS FOR FORMING A TRENCH POWER MOS DEVICE SUITABLE FOR LARGE DIAMETER WAFERS

ABSTRACT OF THE INVENTION

A process for fabricating power semiconductor devices involving preparation of a silicon wafer by epitaxial formation of an intrinsic silicon layer on a silicon substrate and high energy implantation to form channel and drift regions in the intrinsic epitaxial silicon.